

1. A yield enhancement circuit for substituting a redundant circuit for a faulty circuit of an integrated circuit, comprising:

a plurality of fault indication devices, wherein each fault indication device is associated with one sub-circuit of the integrated circuit such that one fault indication device is activated to generate a fault signal to express existence of a fault within the faulty circuit of said integrated circuit, additionally each fault indication device that is associated with selected adjacent sub-circuits of the integrated circuit activates the fault signal to express existence of the fault within the faulty circuit of said integrated circuit;

a fault detection device in communication with the plurality of fault indication devices to determine the existence of the faulty circuit within the integrated circuit and transmit a redundancy implementation signal upon determination of existence of the faulty circuit; and

a plurality of redundancy activation circuits in communication with the fault detection device to receive the redundancy implementation signal, each redundancy activation circuit in communication with one of the fault indication devices and associated with the sub-circuit to which said fault indication device is associated and to which said fault indication device selectively transfers input/output signals of the sub-circuit associated with the fault indication device and its adjacent sub-

22 circuit to a designated path dependent on the expression of the
23 existence of a fault within the integrated circuit.

1 2. The yield enhancement circuit of claim 1 wherein if the fault indication device is
2 not activated indicating that the associated sub-circuit has no fault and the
3 redundancy implementation signal indicates that no fault exists in said integrated
4 circuit, the input/output signals of said circuit are transferred to their designated
5 path.

1 3. The yield enhancement circuit of claim 1 wherein if the fault indication device is
2 not activated indicating that the associated circuit has no fault, but the
3 redundancy implementation signal indicates that the fault exists in said integrated
4 circuit, the input/output signals of said circuit are transferred to their designated
5 path.

1 4. The yield enhancement circuit of claim 1 wherein if the fault indication device is
2 activated indicating existence of a faulty circuit and the redundancy
3 implementation signal indicates that the fault exists in said integrated circuit, the
4 input/output signals of said adjacent sub-circuit are transferred to the designated
5 path.

1 5. The yield enhancement circuit of claim 1 wherein the integrated circuit is a
2 memory.

- 1 6. The yield enhancement circuit of claim 5 wherein the memory is selected from
2 the set of memories comprising static random access memory, dynamic random
3 access memory, non-volatile random access memory.
- 1 7. The yield enhancement circuit of claim 5 wherein each of the sub-circuits
2 comprises a column of memory cells and a read/write buffer connected to the
3 column of memory cells.
- 1 8. The yield enhancement circuit of claim 1 wherein the designated path is an
2 input/output driver/receiver circuit that transfers the input/output signals from/to
3 external circuitry.
- 1 9. The yield enhancement circuit of claim 1 wherein each fault indication device
2 comprises a fuse, whereby when said fuse is intact, said sub-circuit does not
3 contain the fault and when said fuse is not intact, said sub-circuit contains the
4 fault.
- 1 10. The yield enhancement circuit of claim 9 wherein each fault indication device
2 further comprises a logical combining circuit to logically combine each fault signal
3 of each fault indication device with the fault signal of the fault indication device
4 that is associated with selected adjacent sub-circuits.
- 1 11. A yield enhancement circuit within a memory integrated circuit for substituting
2 redundant groups of memory cells for faulty groups of memory cells within said
3 memory integrated circuit, comprising:

4 a plurality of fault indication devices, wherein each fault indication device
5 is associated with one group of memory cells of the memory integrated
6 circuit such that one fault indication device is activated to generate a
7 fault signal to express existence of a fault within the faulty group of
8 memory cells of said memory integrated circuit, additionally each fault
9 indication device that is associated with a selected adjacent group of
10 memory cells of the memory integrated circuit generates the fault
11 signal to express the existence of the fault within the faulty group of
12 memory cells of said memory integrated circuit;

13 a fault detection device in communication with the plurality of fault
14 indication devices to determine the existence of the faulty group of
15 memory cells within the memory integrated circuit and transmit a
16 redundancy implementation signal upon determination of existence of
17 the faulty group of memory cells; and

18 a plurality of redundancy activation circuits in communication with the fault
19 detection device to receive the redundancy implementation signal,
20 each redundancy activation circuit in communication with one of the
21 fault indication devices and associated with the group of memory cells
22 to which said fault indication device is associated and associated to an
23 adjacent group of memory cells of said group of memory cells to which
24 said fault indication device is associated to selectively transfer
25 input/output signals of the group of memory cells associated with the

26 fault indication device and its adjacent group of memory cells to a
27 designated path dependent on the expression of the existence of a
28 fault within the memory integrated circuit.

1 12. The yield enhancement circuit of claim 11 wherein if the fault indication device is
2 not activated indicating that the associated group of memory cells has no fault
3 and the redundancy implementation signal indicates that no fault exists in said
4 memory integrated circuit, the input/output signals of said circuit are transferred
5 to their designated path.

1 13. The yield enhancement circuit of claim 11 wherein if the fault indication device is
2 not activated indicating that the associated circuit has no fault, but the
3 redundancy implementation signal indicates that the fault exists in said memory
4 integrated circuit, the input/output signals of said circuit are transferred to their
5 designated path.

1 14. The yield enhancement circuit of claim 11 wherein if the fault indication device is
2 activated indicating existence of a faulty group of memory cells and the
3 redundancy implementation signal indicates that the fault exists in said memory
4 integrated circuit, the input/output signals of said adjacent group of memory cells
5 are transferred to the designated path.

1 15. The yield enhancement circuit of claim 11 wherein the memory integrated circuit
2 is selected from the set of memory integrated circuits consisting of static random

3 access memory, dynamic random access memory, and non-volatile random
4 access memory.

1 16. The yield enhancement circuit of claim 15 wherein each of the group of memory
2 cells comprises a column of memory cells and a read/write buffer connected to
3 the column of memory cells to selectively sense data stored in said column of
4 memory cells and to store data to said column of memory cells.

1 17. The yield enhancement circuit of claim 11 wherein the designated path is an
2 input/output driver/receiver circuit that transfers the input/output signals from/to
3 external circuitry.

1 18. The yield enhancement circuit of claim 11 wherein each fault indication device
2 comprises a fuse, whereby when said fuse is intact, said group of memory cells
3 does not contain the fault and when said fuse is not intact, said group of memory
4 cells contains the fault.

1 19. The yield enhancement circuit of claim 18 wherein each fault indication device
2 further comprises a logical combining circuit to logically combine each fault signal
3 of each fault indication device with the fault signal of the fault indication device
4 that is associated with selected adjacent group of memory cells.

1 20. A memory comprising:

2 at least one array of memory cells, each array of memory cells arranged in
3 rows and columns of memory cells;

4 at least one redundant column of memory cells associated with at least
5 one of said arrays of memory cells to replace a faulty column of
6 memory cells; and

7 a yield enhancement circuit in communication with at least one array of
8 said memory cells and said redundant columns of memory cells for
9 substituting redundant column of memory cells for a faulty column of
10 memory cells within said associated arrays of memory cells, said yield
11 enhancement circuit comprising:

12 a plurality of fault indication devices, wherein each fault indication
13 device is associated with one column of memory cells of the arrays
14 of memory cells such that one fault indication device is activated to
15 generate a fault signal to express existence of a fault within the
16 faulty column of memory cells of said arrays memory cells,
17 additionally each fault indication device that is associated with a
18 selected adjacent column of memory cells of the arrays of memory
19 cells generates the fault signal to express existence of the fault
20 within the faulty column of memory cells of said arrays of memory
21 cells;

22 a fault detection device in communication with the plurality of fault
23 indication devices to determine the existence of the faulty column of
24 memory cells within the arrays of memory cells and transmit a

25 redundancy implementation signal upon determination of existence
26 of the faulty column of memory cells; and

27 a plurality of redundancy activation circuits in communication with the
28 fault detection device to receive the redundancy implementation
29 signal, each redundancy activation circuit in communication with
30 one of the fault indication devices and associated with the column
31 of memory cells to which said fault indication device is associated
32 and associated to an adjacent column of memory cells of said
33 column of memory cells to which said fault indication device is
34 associated to selectively transfer input/output signals of the column
35 of memory cells associated with the fault indication device and its
36 adjacent column of memory cells to a designated path dependent
37 on the expression of the existence of a fault within the arrays of
38 memory cells.

1 21. The memory of claim 20 wherein if the fault indication device is not activated
2 indicating that the associated column of memory cells has no fault and the
3 redundancy implementation signal indicates that no fault exists in said arrays of
4 memory cells, the input/output signals of said circuit are transferred to their
5 designated path.

1 22. The memory of claim 20 wherein if the fault indication device is not activated
2 indicating that the associated circuit has no fault, but the redundancy
3 implementation signal indicates that the fault exists in said arrays of memory

4 cells, the input/output signals of said circuit are transferred to their designated
5 path.

1 23. The memory of claim 20 wherein if the fault indication device is activated
2 indicating existence of a faulty column of memory cells and the redundancy
3 implementation signal indicates that the fault exists in said arrays of memory
4 cells, the input/output signals of said adjacent column of memory cells are
5 transferred to the designated path.

1 24. The memory of claim 20 wherein the arrays of memory cells are selected from
2 the set of arrays of memory cells consisting of static random access memory
3 cells, dynamic random access memory cells, and non-volatile random access
4 memory cells.

1 25. The memory of claim 24 wherein each of the column of memory cells comprises
2 a column of memory cells and a read/write buffer connected to the column of
3 memory cells to selectively sense data stored in selected memory cells and to
4 store data to said selected memory cells.

1 26. The memory of claim 20 wherein the designated path is an input/output
2 driver/receiver circuit that transfers the input/output signals from/to external
3 circuitry.

1 27. The memory of claim 20 wherein each fault indication device comprises a fuse,
2 whereby when said fuse is intact, said column of memory cells does not contain

3 the fault and when said fuse is not intact, said column of memory cells contains
4 the fault.

1 28. The memory of claim 27 wherein each fault indication device further comprises a
2 logical combining circuit that logically combine each fault signal of each fault
3 indication device with the fault signal of the fault indication device that is
4 associated with selected adjacent column of memory cells.

1 29. A method for yield enhancement of an integrated circuit by substituting a
2 redundant circuit for a faulty circuit of said integrated circuit, comprising the steps
3 of:

4 providing fault indication associated with each sub-circuit of the integrated
5 circuit such that one fault indication generates a fault signal to express
6 the existence of a fault within the faulty circuit of said integrated circuit,
7 additionally each fault indication associated with selected adjacent
8 sub-circuits of the integrated circuit generates the fault signal to
9 express the existence of the fault within the faulty circuit of said
10 integrated circuit;

11 determining the existence of the faulty circuit within the integrated circuit
12 from said fault signal;

13 generating a redundancy implementation signal upon determination of
14 existence of the faulty circuit; and

15 initiating redundancy activation upon generating the redundancy
16 implementation signal and one of the fault indications associated with
17 the sub-circuit to selectively transfer input/output signals of the sub-
18 circuit associated with the fault indication and an adjacent sub-circuit to
19 a designated path dependent on the expression of the existence of a
20 fault within the integrated circuit.

1 30. The method of claim 29 wherein if the fault indication is not activated indicating
2 that the associated sub-circuit has no fault and the redundancy implementation
3 signal indicates that no fault exists in said integrated circuit, the input/output
4 signals of said circuit are transferred to their designated path.

1 31. The method of claim 29 wherein if the fault indication is not activated indicating
2 that the associated sub-circuit has no fault, but the redundancy implementation
3 signal indicates that the fault exists in said integrated circuit, the input/output
4 signals of said circuit are transferred to their designated path.

1 32. The method of claim 29 wherein if the fault indication is activated indicating
2 existence of a faulty circuit and the redundancy implementation signal indicates
3 that the fault exists in said integrated circuit, the input/output signals of said
4 adjacent sub-circuit are transferred to the designated path.

1 33. The method of claim 29 wherein the integrated circuit is a memory.

- 1 34. The method of claim 34 wherein the memory is selected from the set of
2 memories comprising static random access memory, dynamic random access
3 memory, non-volatile random access memory.
- 1 35. The method of claim 36 wherein each of the sub-circuits comprise a column of
2 memory cells and a read/write buffer connected to the column of memory cells.
- 1 36. The method of claim 29 wherein the designated path is an input/output
2 driver/receiver circuit that transfers the input/output signals from/to external
3 circuitry.
- 1 37. The method of claim 29 wherein each fault indication is generated by a fuse,
2 whereby when said fuse is intact, said sub-circuit does not contain the fault and
3 when said fuse is not intact, said sub-circuit contains the fault.
- 1 38. The method of claim 37 wherein each fault indication further generates a logical
2 combining circuit that logically combines each fault indication with the fault
3 indication that is associated with selected adjacent sub-circuits.